The warpage mechanism of a thin embedded LSI package with a thick Cu plate was investigated for various Cu plate thicknesses. The package warpage increased gradually as the Cu plate was made thinner. Even structures with a balanced Cu and resin layer configuration for the top and bottom portions of the embedded chip showed substantial warpage, especially in the chip region, that was greater than that for an unbalanced layer configuration. This indicates the existence of other warpage factors as well as unbalanced residual stress between the top and bottom of the chip. A 'Birth & Death' finite element method simulation showed that the thermal residual stresses induced by the coefficient of thermal expansion mismatch for the LSI chip and embedding resin were concentrated in the resin surrounding the lateral sides of the chip and that the stresses increased with decreasing Cu thickness. The release of these tensile stresses resulted in package warpage.
Introduction
LSI packaging technologies are needed for fabricating thinner and higher-pin-count LSI packages to meet the market demands for thinner, smaller, and more functional mobile devices. [1] One way to achieve a thinner, higherpin-count LSI packaging structure is to realize a thinner alternative to conventional flip-chip ball-grid array (FCBGA) packaging. Our 'SIRRIUS' (seamless interconnect for re-routing LSI using substrate) technology, [2] [3] [4] [5] for example, is well suited to fabricating those alternatives, as shown in Fig. 1 . The specifications of the embedded LSI and SIRRIUS packages are shown in Table 1 . While several organizations have been developing packaging technologies that have structures similar to that of SIRRIUS, [6] [7] [8] [9] SIRRIUS features the ability to embed a highpin-count LSI with a comparably thin structure and sufficient reliability.
A reference FCBGA package and a SIRRIUS package were prepared for LSI chips with the same specifications.
The total vertical thicknesses of these packages were 1.9 and 0.71 mm, respectively. This remarkable reduction in thickness was achieved by using a thinner LSI chip (only 50 μm), a coreless structure, and seamless copper posts for the interconnections instead of solder bumps.
However, the continuing market trend makes it necessary to examine the possibility of making the SIRRIUS structure even thinner. Thinning or removing the characteristic 500-μm-thick Cu plate is a valid approach to making the package thinner. However, since the plate is used to control package warpage and remove LSI heat, research into ways to make the SIRRIUS package thinner must address the control of package warpage with a thinner Cu plate.
We have now investigated several SIRRIUS package structures with thinner Cu plates or without any Cu plate in order to clarify the warpage mechanism. We performed a 'birth & death' finite element method (FEM) analysis for further discussion on fabrication process flows and structures, though this thermal stress analysis is conventionally used to predict reliability after fabrication. [10, 11] We found that the Cu plate thickness reduction created residual tensile stress in the resin layers surrounding the chip, mainly in the areas lateral to the chip. The release of these tensile stresses, along with the release of the compressive stress in the chip, caused the package to warp.
Structures and Experimental Processes
As mentioned above, one approach to thinning the structure is to thin or remove the Cu plate while retaining the embedding resin and wiring structure, as shown in Fig. 2 .
We used this approach to fabricate several structures for evaluation. The first structure, 'Structure C' in Fig. 2 sheet was added to the same layer as the LSI chip to reinforce that layer so as to improve flatness and stiffness.
The fabrication process flow for Structure C is shown in LSI chips were pre-processed to form Cu posts on the LSI pads by semi-additive metallization. This was followed by back-grinding to make them 50 μm thick, 20-μm-thick adhesive layer lamination on the backside, and dicing to form 9-mm-square chips. The first process step was LSI chip mounting, as shown in Fig. 4 (a). The chips were stabilized by curing the adhesive layer. The CTE for the adhesive layers was 80 ppm. The chips were then embedded in 90-μm-thick epoxy resin using a simple vacuum lamination process, as shown in Fig. 4 (b). The CTE for the epoxy layer was 60 ppm. The Cu posts were then exposed by grinding the epoxy resin surface, as shown in Fig. 4 (c). A microscopic photo of the exposed Cu posts is shown in fan-out wiring layer was fabricated using semi-additive metallization, as shown in Fig. 4 (d) . A photo of the wiring layer is shown in Fig. 5 (b) . Then, the second and third fanout wiring layers were fabricated, with resin layers that had the same physical properties as the cover resin and balance resin layers. This process was followed by solder resist (SR) formation and package dicing, as shown in Figs. 4 (e) and (f), respectively. The last process was Cu plate etching, as shown in Fig. 4 (g).
The fabrication process flow for Structure D is shown in Once the LSI chips had been embedded into the resin layers, the Cu posts were exposed using the same grinding process as that used for Structure C, as shown in Fig. 6 (d). A microscopic photo of the posts is shown in Fig. 7 (a).
The cover resin layer thickness is the same as the Cu post thickness between the surface of the chip passivation film (PF) resin and the surface of the cover resin. We mea- We measured the average thicknesses of the balance resin layer, cover resin layer, reinforcement layer, adhesive layer, and LSI layer with PF resin in Structure D at the center, at the chip edge, and at the package edge after the process flow. As shown in Table 2 , the cover resin layer was thicker at the package edge than at the center while the balance resin layer was thicker at the center than at the package edge. This tendency is explained by the shrinkage of the Cu plate, which causes the chips to take an arch form, after step (c) in Fig. 6 . 
Results and Discussion

Structures C and D
To enable detailed discussion of the warpage, we defined two partial warpage values ( Fig. 8 ). Warpage 'Wp' is complete-package warpage and is the vertical distance between the highest and lowest points, excepting the embedded LSI chip region. Warpage 'Wc' is embedded-chip-region warpage and is the vertical distance between the highest and lowest points of the region. The directions of the two war-pages differed for the fabricated Structure C and Structure D samples. When warpage Wp exceeds warpage Wc, the warpage for the package was defined as Wp, as shown in Fig. 8 (a) , and vice versa, as shown in Fig. 8 This indicates that the CTE mismatch between the LSI chip and the resin in the three fan-out wiring layers was the dominant factor causing the warpage. These results for Structure C were as expected.
The warpage for Structure D was also remarkable, as shown in Fig. 10 (b We thus considered other factors which might explain the results for Structure D.
Factor Analysis and Discussion of Other Possible Warpage Factors
We considered two other possible warpage factors for Structure D, which are illustrated in Fig. 11 : the imbalance in the thermal history of the resin layers and the thermal stress in the adhesive layer. The balance resin layer was first laminated and cured on the Cu plate. Next, after LSI mounting, the reinforcement layer and cover resin layer were laminated and cured, as was the balance resin layer.
Therefore, the balance resin layer was cured twice while the upper two layers were cured only once, resulting in an imbalance in the thermal history. The thermal stress in the adhesive layer likely caused the layer to shrink, resulting in convex warpage of the chips. To investigate the effect of these two factors, we performed an additional factor analysis experiment in which the wiring layer was not included.
Cross-sectional illustrations of the two structures fabricated for the experiment are shown in Fig. 12 . Both struc- 'Structure E,' is shown in Fig. 13 (a) . It had the same resin configuration and was fabricated in the same way as Structure D. The experimental structure, 'Structure F,' is shown in Fig. 13 (b) . It was fabricated using a 'simultaneous lamination' process to eliminate the two remaining factors.
First, bare Si chips and a reinforcement layer with chip holes were set in place. Then, the two resin layers were laminated onto the upper and lower sides of the chip and reinforcement layer simultaneously. Next, the entire package was cured all at once. As a result, the thermal history was balanced, and there was no need for an adhesive layer.
The warpage profiles for Structures E and F are shown in Fig. 13 . As these warpage were too large for a stylus surface profiler or the shadow Moiré technique, we used a microscope that enabled us to measure the vertical level of the focus point and focused on certain points on the measurement line (Fig. 9 ). The warpages for the two structures were almost the same. They exceeded warpage Wc for both structures. These results indicate that these two other factors, imbalance in the thermal history of the resin layers and thermal stress in the adhesive layer, were not the main factors in the package warpage.
Obviously, Structure D was warped by another mechanism. To identify candidate factors, we performed a FEM simulation.
FEM Simulation
First, we identified an appropriate structure for the FEM simulation. The pros and cons for possible structures are listed in Table 4 . Structure E was not considered because its process flow and resin configuration are the same as those for Structure D. As shown in Table 4 , the fabrication process flow for Structure C has already been developed, so fabrication is not a problem. However, the measured warpage is basically explained already, so this structure is not suitable for further warpage investigation. The fabrication process flow for Structure D has also been developed.
Moreover, the warpage factor for this structure is not fully explained by a known mechanism. Additionally, with this structure, we can discuss the other two factors. The warpage mechanism for Structure F is also unknown, but a fabrication process with wiring has not been developed.
We thus used Structure D for our thermo-mechanical FEM simulation using ANSYS mechanical. We set the fan-out wiring layer on the top, just as illustrated in Fig. 6 . As shown in Fig. 14, we divided the first fan-out wiring layer (CAD design shown in Fig. 14 (a) ) in the model into nine parts, and set the physical properties of the parts between Cu and air on the basis of the area ratio of the wirings, as shown in Fig. 14 (b) . The crosssection line on the model shown in Fig. 14 (b) defines the cross-sectional maps of the residual stress contour maps. Figure 15 shows cross-sectional views of (a) the actual components in the LSI chip margin area and (b) the materials defined for the simulation. The first fan-out wiring layer, labeled '9' in Fig. 15 (a) , corresponds to the 'Cu + air' material in Fig. 15 (b) , which means that, in this layer, there is no insulation material but air between the Cu wirings.
We used the 'birth & death' method [12] to simulate the fabrication process flow. In this method, insulator materials such as resin and adhesive layers appear (are 'born') at the same time that these components are cured in the actual procedure, as shown in Table 5 . The Cu plate disappears ('dies') when it is etched out in the actual procedure.
Other materials, such as Cu and Si, appear (are 'born') with the insulator materials, or between processes. In this simulation, the physical properties of the material, such as
Young's modulus, the CTE values, the Poisson ratio, and the glass transition temperature, were used as parameters in the calculation. However, the chemical shrinkage factors of the resins were not parameterized. Therefore, we were unable to verify the thermal history imbalance in this simulation. The points labeled I-VII on the thermal condition chart in Table 5 are the process points at which the residual stresses were observed. Three observation points were set for the Cu plate etching process to enable detailed analysis of the warpage mechanism.
Contour maps of the residual stresses at the observation points (I-VII) are shown in Figs. 16 and 17 as seen from the cross section line in Fig. 14 (b) . The scale for the residual stress is shown to the right of Fig. 16 . The black and white shadings correspond to compressive and tensile residual stress, respectively.
The first residual stress map, Fig. 16 I, is for the room temperature point after curing the balance-resin layer. The resin layer showed about 300-400 MPa tensile stress due to shrinkage. The second map, Fig. 16 II, is for the room temperature point after mounting the LSI. Due to the CTE gap between Cu and Si, the Cu plate showed 0-600 MPa tensile stress, and the LSI chip showed −100 to 0 MPa compressive stress. The third map, Fig. 16 III, is for the room temperature point after lamination and curing of the reinforcement and cover-resin layers. The reinforcement The lower side of the LSI chip showed tensile stress of around 600-700 MPa for both maps, meaning that this part had no effect on the warpage. The upper side of the LSI chip showed tensile stress of between 600 and 700 MPa for both maps, so this part also had little effect on the warpage.
However, lateral to the chip, the tensile stress distribution was clearly different. Along with the Cu-etching process, the upper parts of the lateral sides of the chip showed stronger tensile stresses while the lower parts of the lateral sides showed weaker tensile stresses. This means that the tensile stresses on the lateral sides of the chip were released in the lower parts. This caused the chip to warp convexly on its lateral side, as shown in Fig. 18 (b) .
To discuss the directions of the stress in the chip itself and in its vicinity, as shown in Fig. 18 (b) , we use Fig. 19 (a), which shows an overhead view of the ANSYS simula- Figure 19 (c) shows an enlarged and simplified illustration of four meshes at the near edge of the map in Fig. 19 (b) . The mesh with 'Vector A' is for a part of the chip, and the other three meshes are for parts of the surrounding resin-GC area. As these vectors in Fig. 19 (c) show, the resin-GC meshes have tensile stresses parallel to the chip side as maximum principal stresses. In contrast, the maximum principal stress for the chip mesh is compressive stress in the vertical direction ('Vector A').
This means that the minimum and middle principal stresses for the chip, which should be larger compressive stresses than the maximum principal stress shown as 'Vector A', are in horizontal directions.
In short, these tensile stresses were caused by the shrinkage of the resin and GC surrounding the LSI chip.,
For the stress balance of these tensile stresses, the compressive stresses were generated in the chip horizontally.
Therefore, from Fig. 18 (b) , we can understand that the tensile stresses surrounding the chip (Figs. 19 (b) and (c)) were partially released in the lower parts of the structure lateral to the chip after Cu-plate etching. This stress release created substantial convex warpage in the region surrounding the chip. Also, the compressive stresses created in the chip caused the entire chip to warp convexly, as shown in Fig. 18 (b) .
We thus conclude that for Structure D, the Cu-plate etching created residual tensile stress in the resin layers surrounding the chip, mainly in the areas lateral to the chip. The package warpage was caused by the release of these tensile stresses, along with the release of the compressive stress in the chip. This mechanism can also be applied to the warpage for Structure F. In the resin-curing process after the simultaneous lamination, tensile stress was created in the areas lateral to the chip, which was immediately released by the package warpage.
Conclusion
We fabricated several different structures to investigate the warpage mechanism for thin embedded LSI packages.
We found that such warpage factors as an imbalance in the resin configuration above and below the LSI chip, the reduced use of stiff materials, an imbalance in the thermal history, and thermal stress in the adhesive layer were not the dominant factors. The results of a 'birth and death' FEM simulation showed that, after the Cu-plate etching, the tensile residual stresses in the embedded LSI layer gradually concentrated in the area surrounding the chip, that the stresses increased with decreasing Cu-plate thickness, and that the warpage was caused by the release of these tensile stresses, along with the compressive stress in the chip. Therefore, simple structural considerations are insufficient for obtaining a reduced-warpage structure. In this study, when the Cu plate thickness was 100 μm or less, we did not find a package without substantial warpage, which was the case with Structures D and F as well.
The material properties should also be considered, which could change these balanced structures into reducedwarpage structures. One possible consideration for the material properties is the use of a resin with less tensile stress in the areas lateral to the LSI chips. The resin could be stiffer to reduce the CTE mismatch or softer to reduce the elastic modulus.
